



Institute for Computing Systems Architecture

# PROFILE-DIRECTED SEMI-AUTOMATIC PARALLELISATION

Björn Franke Institute for Computing Systems Architecture University of Edinburgh

Erlangen, II July 2011





- Motivation
- Part I: Profile Directed Dependence Analysis
- Part 2: Machine Learning Based Mapping
- Part 3: Extraction of Pipeline Parallelism
- Conclusions



### Motivation

- Multi-cores are ubiquitous
  - Try buying a single-core mobile phone, netbook, PC, or whatsoever!
- Legacy code base of sequential applications
  - Writing parallel applications is hard!
- No single parallel machine model
  - Different parallel programs for different parallel machines
  - Parallelisation is **not** a one-off activity: Need to parallelise each application for each new platform again



• Multi-cores are ubiquitous

• Try buying a single-core mobile phone netbook

Tool Support for Parallelisation Increases Programmer Efficiency, Reduces Timeto-Market, Reduces Number of Bugs, Secures Software Investments etc.


**BUT...** 

#### machines

• Parallelisation is **not** a one-off activity: Need to parallelise each application for each new platform again



### State-of-the-Art



NAS NPB 2.3 OMP-C and SPEC CFP2000 2 Quad-cores (8 cores in total) Intel Xeon X5450 @ 3.00GHz Intel icc 10.1 -O2 -xT -axT -ipo



### Observations

- Static Dependence Analysis Doesn't Work
   Part I: Profile Directed Dependence Analysis
- Mapping of Parallelism is Really Hard
   Part 2: Machine Learning Based Mapping
- Parallelising FOR Loops is Not Enough
   Part 3: Extraction of Pipeline Parallelism



# PART I: PROFILE DIRECTED DEPENDENCE ANALYSIS



# Motivating Example

#### SPEC equake (~75% of total exec. time)

```
for (i = 0; i < nodes; i++) {
  (Anext) = Aindex[i];
  Alast = Aindex[i + 1];
  sum0 = A[Anext][0][0]*v[i][0] +
         A[Anext][0][1]*v[i][1] +
         A[Anext][0][2] * v[i][2];
  sum1 = \ldots
  Anext++:
  while (Anext < Alast) {
    col = Acol[Anext];
    sum0 += A[Anext][0][0]*v[co1][0] +
            A[Anext][0][1] * v[col][1] +
            A[Anext][0][2] * v[co1][2];
    sum1 += ...
    w[col][0] += A[Anext][0][0]*v[i][0] +
                  A[Anext][1][0]*v[i][1] +
                 A[Anext][2][0] * v[i][2];
    w[col][1] += ...
    Anext++;
 w[i][0] += sum0;
  w[i][1] += ...
}
```

• Static analysis fails to detect any parallelism


• Problems :

- indirect array accesses
- compl. array reductions
- variable iteration count (
- pointer aliasing
- dynamic memory allocation
- But: Loop is parallel for all legal data inputs!



# Profile Driven Parallelism Detection

- Use of profiling to capture data and control flow
  - Directly observe dependences → accuracy
- But: Need to solve two important problems
  - No general correctness proof
    - May have missed dependences
    - Assisted user validation → semi-automatic
  - Use low-level profiling information in compiler?
    - Instrumentation of intermediate representation
    - No actual ISA idiosyncracies





Approach

- Instrument using high-level intermed. representation
  - Access to source-level information (memory accesses, loops, induction/reduction vars)
- Avoids ISA obfuscation
- Execute natively
  - Generates data and control flow traces
- Straightforward back-annotation
  - References to symbol table, IR nodes
- Combination with conventional static analyses



# PART 2: MACHINE LEARNING BASED MAPPING




### Motivating Example


#### NAS CG

		Platform		
	Scheduling	Cell BE	Intel Xeon	
OpenMP	STATIC	slowdown	2.3x	
	DYNAMIC	slowdown	slowdown	

























# Holistic Approach: Detection & Mapping



# Conventional Mapping Heuristics



0

Static not suitable for separation.

Linear models not adequate either!


NAS PB 2.3+SPEC FP2000 Intel Xeon X5450



Machine Learning Based Mapping

### • Off-line learning

### Predict using smallest input




	Features
Static	IR instruction count IR Load/Store count IR Branch count Loop iteration count
Dynamic	Data access count Instruction count Branch count



# Predictive Modelling

### Support Vector Machine (SVM)

- Decide (i) profitability, (ii) loop scheduling
- Hyperplanes in transformed higher-dimensional space
- Non-linear & multi-class extensions





### Experimental Evaluation

- 2 sets of applications
  - NAS Parallel Benchmarks 2.3
  - SPEC FP2000
- Sequential code in C
- Manually parallelized using OpenMP by expert programmers
- Use of multiple input datasets



#### Profile-driven: almost no lost opportunities

Application	FP	FN
bt	0	0
cg	0	0
ер	0	0
ft	0	0
is	0	0
lu	0	0
mg	0	3
sp	0	0
equake	0	0
art	0	0
ammp	0	



- MG: 3 loops never execute for all inputs
- ammp: critical loops require reshaping & locking

Application	FP	FN
bt	0	0
cg	0	0
ер	0	0
ft	0	0
is	0	0
lu	0	0
mg	0	3
sp	0	0
equake	0	0
art	0	0
ammp	0	



#### ICC finds many parallel loops

	icc		<b>Profile-driven</b>		Manual	
Applicatio	#loops	s(%cov)	#loops	s(%cov)	#loops	(%cov)
bt	72	(18.6%)	205	(99.9%)	54	(99.9%)
cg	16	(1.10%)	28	(93.1%)	22	(93.1%)
ер	6	(< %)	8	(99.9%)	I	(99.9%)
ft	3	(< %)	37	(88.2%)	6	(88.2%)
is	8	(29.4%)	9	(28.5%)	I	(27.3%)
lu	88	(65.9%)	54	(99.7%)	29	(81.5%)
mg	9	(4.70%)	48	(77.7%)	12	(77.7%)
sp	178	(88.0%)	287	(99.6%)	70	(61.8%)
equake	29	(23.8%)	69	(98.1%)	11	(98.0%)
art	16	(30.0%)	31	(85.6%)	5	(65.0%)
ammp	43	(< %)	21	(1.40%)	7	(84.4%)



- BUT: low sequential time coverage
- ICC: majority of loops too short to be profitable

	icc		<b>Profile-driven</b>		Manual	
Applicatio	#loops	(%cov)	#loops	(%cov)	#loops	(%cov)
bt	72	(18.6%)	205	(99.9%)	54	(99.9%)
cg	16	(1.10%)	28	(93.1%)	22	(93.1%)
ер	6	(<1%)	8	(99.9%)		(99.9%)
ft	3	(<1%)	37	(88.2%)	6	(88.2%)
is	8	(29.4%)	9	(28.5%)		(27.3%)
lu	88	(65.9%)	54	(99.7%)	29	(81.5%)
mg	9	(4.70%)	48	(77.7%)	12	(77.7%)
sp	178	(88.0%)	287	(99.6%)	70	(61.8%)
equake	29	(23.8%)	69	(98.1%)		(98.0%)
art	16	(30.0%)	31	(85.6%)	5	(65.0%)
ammp	43	(< %)	21	(1.40%)	7	(84.4%)



 Profile-driven: coverage close to manually parallelized

	icc		<b>Profile-driven</b>		Manual	
Applicatio	#loop	s(%cov)	#loops	(%cov)	#loops	(%cov)
bt	72	(18.6%)	205	(99.9%)	54	(99.9%)
cg	16	(1.10%)	28	(93.1%)	22	(93.1%)
ер	6	(< %)	8	(99.9%)	I.	(99.9%)
ft	3	(< %)	37	(88.2%)	6	(88.2%)
is	8	(29.4%)	9	(28.5%)	1	(27.3%)
lu	88	(65.9%)	54	(99.7%)	29	(81.5%)
mg	9	(4.70%)	48	(77.7%)	12	(77.7%)
sp	178	(88.0%)	287	(99.6%)	70	(61.8%)
equake	29	(23.8%)	69	(98.1%)	Ш	(98.0%)
art	16	(30.0%)	31	(85.6%)	5	(65.0%)
ammp	43	(< %)	21	(1.40%)	7	(84.4%)



#### • ammp: we fail to parallelize the critical loop

	icc		<b>Profile-driven</b>		Manual	
Applicatio	#loop	s(%cov)	#loops	(%cov)	#loops	(%cov)
bt	72	(18.6%)	205	(99.9%)	54	(99.9%)
cg	16	(1.10%)	28	(93.1%)	22	(93.1%)
ер	6	(< %)	8	(99.9%)	I	(99.9%)
ft	3	(< %)	37	(88.2%)	6	(88.2%)
is	8	(29.4%)	9	(28.5%)	I	(27.3%)
lu	88	(65.9%)	54	(99.7%)	29	(81.5%)
mg	9	(4.70%)	48	(77.7%)	12	(77.7%)
sp	178	(88.0%)	287	(99.6%)	70	(61.8%)
equake	29	(23.8%)	69	(98.1%)	11	(98.0%)
art	16	(30.0%)	31	(85.6%)	5	(65.0%)
ammp	43	(<1%)	21	(1.40%)	7	(84.4%)




Safety

- Inherently unsafe, but surprisingly no FP
- Even when trained on the **smallest** dataset

Application	FP	FN
bt	0	0
cg	0	0
ер	0	0
ft	0	0
is	0	0
lu	0	0
mg	0	3
sp	0	0
equake	0	0
art	0	0
ammp	0	Ι




- Intel ICC fails to deliver any performance gain
- Even slowdown for some benchmarks






 Profile-driven parallelization achieves 96% of the performance of manually parallelized benchmarks!






- EP is embarrassingly parallel, still ICC fails completely
- Profile-driven parallelisation detects critical loop






 SPECOMP 2001 benchmarks include additional sequential optimisations besides parallelisation






 SPECOMP single-threaded has average speedup of 2x over SPECFP due to sequential optimisations






 ammp: critical loop not parallelised by profile-driven technique. Misclassification by ML.

• Manual parallelisation: 1.6x on 8 cores





- SPECOMP.art 3.34x with I thread
- Profile-driven parallelisation delivers 4x speedup without sequential optimisation





## PART 3: EXTRACTION OF PIPELINE PARALLELISM



### Observations

- There is more parallelism available beyond parallel FOR loops
  - Programmers exploit coarse-grained parallelism routinely
  - Auto-parallelising compilers don't!
- Parallel Design Patterns
  - Static: Pipelines, Task Graphs
  - Dynamic: Task Farms, Divide & Conquer, ...
- Serious Programme Restructuring Required
  - Let's Do It!



### Motivating Example

#### EEMBC mp3player Algorithmic components

2%

5%

44%

<1%

<1%

<1%

22%

24%

2%


1	while(end) {		
2	/* input */		input,
3	decode_info(&bs, &fr_ps);		header info
4	/* input */	(	
	III_get_side_info(&bs, &III_side_info, &fr_ps);		
5 7 8	<pre>for (gr = 0; gr &lt; max_gr; gr++) {    for (ch = 0; ch &lt; stereo; ch++) {</pre>	the second s	Huffman decoding
	III_get_scale_factors(gr, ch,);		
9		(	
10	III_hufman_decode(gr, ch,);		dequantize
11	III_dequantize_sample(gr, ch,);		ucquantize
12	} /* ch */		
14	III_stereo(gr,);	ſ	stereo
16	for $(ch = 0; ch < stereo; ch++)$ {	l	
17	III_reorder(ch, gr,);		
18	III_antialias(ch, gr,);	(	
			reorder <
20	for $(sb = 0; sb < SBLIMIT; sb++)$ {		
21	III_hybrid(sb, ch,);		
22	} /* ss */	,	
22			
24	for $(ss = 0; ss < SSLIMIT; ss++)$ {		antialias <
	for $(sb = 0; sb < SBLIMIT; sb++)$ {	l	
25			
26	if $((ss \% 2) \&\& (sb \% 2))$		
27	<pre>polyPhaseIn[sb] = -hybridOut[sb][ss];</pre>	1. 2011년 11년	hybrid
28	else		-
29	<pre>polyPhaseIn[sb] = hybridOut[sb][ss];</pre>		
30	} /* sb */	(	
31	clip += SubBandSynthesis(ch, ss,);		subband
32	} /* ss */		synthesis <b>4</b>
33	} /* ch */		
34	} /* gr */		
36	out_fifo(*pcm_sample,);		output
37	} /* while */		
	, ,		



#### Motivating Example

#### EEMBC mp3player Algorithmic components

1	while	(end) {										
2	/* .	input */										
3	dec	decode_info(&bs, &fr_ps); Level 1										
4	/* .	/* input */										
5	III.	III_get_side_info(&bs, &III_side_info, &fr_ps);										
7		for (gr = 0; gr < max_gr; gr++) {										
8	f	or (ch = 0; ch < stereo; ch++) {										
9		III_get_scale_factors(gr, ch,);										
10	. i .	III_hufman_decode(gr, ch,); Level 3										
11		III_dequantize_sample(gr, ch,);										
12	}	/* ch */										
14	I	II_stereo(gr,); Lev	el 2									
			. i i									
16	f	or $(ch = 0; ch < stereo; ch++) \{$										
17	_ i i i	III_reorder(ch, gr,);	7									
18		III_antialias(ch, gr,);										
20		for $(sb = 0; sb < SBLIMIT; sb++)$ {										
21		III_hybrid(sb, ch,);										
22		} /* ss */										
		Level 3										
24	- i - i	for $(ss = 0; ss < SSLIMIT; ss++)$ {										
25		for $(sb = 0; sb < SBLIMIT; sb++)$ {										
26		if ((ss % 2) && (sb % 2))										
27		<pre>polyPhaseIn[sb] = -hybridOut[sb][ss];</pre>										
28		else										
29		<pre>polyPhaseIn[sb] = hybridOut[sb][ss];</pre>										
30		} /* sb */										
31		clip += SubBandSynthesis(ch, ss,);										
32		} /* ss */	- <u>i</u>									
33	}	/* ch */										
34		< gr */										
36	out	_fifo(*pcm_sample,);										
37		while *7										
	1000											






#### Motivating Example

#### **EEMBC** mp3player

while(end) { 1 /\* ... input ... \*/ Level 1 decode\_info(&bs, &fr\_ps); 3 /\* ... input ... \*/ III\_get\_side\_info(&bs, &III\_side\_info, &fr\_ps); 5 for  $(gr = 0; gr < max_gr; gr++)$ 7 **for** (ch = 0; ch < stereo; ch++)III\_get\_scale\_factors(gr, ch, ...); III\_hufman\_decode(gr, ch, ...); Level 3 10 III\_dequantize\_sample(gr, ch, ...); 11 } /\* ch \*/ 12 Level 2 III\_stereo(gr, ...); 14 for (ch = 0; ch < stereo; ch++)16 III\_reorder(ch, gr, ...); 17 III\_antialias(ch, gr, ...); 18 for (sb = 0; sb < SBLIMIT; sb++)20 III\_hybrid(sb, ch, ...); 21 } /\* ss \*/ 22 Level 3 for (ss = 0; ss < SSLIMIT; ss++)24 for (sb = 0; sb < SBLIMIT; sb++)25 **if** ((ss % 2) && (sb % 2)) 26 polyPhaseIn[sb] = -hybridOut[sb][ss]; 27 else 28 polyPhaseIn[sb] = hybridOut[sb][ss]; 29 } /\* sb \*/ 30 clip += SubBandSynthesis(ch, ss, ...); 31 } /\* ss \*/ 32 } /\* ch \*/ 33 } /\* gr \*/ 34 out\_fifo(\*pcm\_sample, ...); 36 } /\* while \*/ 37

**Single-level partitioning** 



## Single-level pipeline

is inefficient!




#### Motivating Example

#### **EEMBC** mp3player

2 /* input */ 3 decode_info(&bs, &fr_ps); 4 /* input */ 5 UL get side info(&bs_&UL side info_&fr_ps);	
4 /* input */	
5 III get side info(kbs kIII side info kfr ns).	1
5 III_get_side_info(&bs, &III_side_info, &fr_ps);	
	. i
7 <b>for</b> $(gr = 0; gr < max_gr; gr++)$ {	_
8 <b>for</b> (ch = 0; ch < stereo; ch++) {	ī i
9 III_get_scale_factors(gr, ch,);	
10 III_hufman_decode(gr, ch,); Level 3	i i
11 III_dequantize_sample(gr, ch,);	
12 $\frac{1}{\sqrt{* ch */}}$	
14 III_stereo(gr, $\ldots$ ); Level 2	
	. i
16 <b>for</b> (ch = 0; ch < stereo; ch++) {	
17 $\Pi$ III_reorder(ch, gr,);	
18 III_antialias(ch, gr,);	
20 <b>for</b> $(sb = 0; sb < SBLIMIT; sb++) {$	1 1
21 $III_hybrid(sb, ch,);$	
22 } /* ss */ Level 3	
24 <b>for</b> (ss = 0; ss < SSLIMIT; ss++) {	
25 <b>for</b> (sb = 0; sb < SBLIMIT; sb++) {	
26 <b>if</b> ((ss % 2) && (sb % 2))	1
27 polyPhaseIn[sb] = -hybridOut[sb][ss];	
28 else	
29 polyPhaseIn[sb] = hybridOut[sb][ss];	
30 } /* $sb$ */ 31 clip += SubBandSynthesis(ch, ss,);	i
31 clip += SubBandSynthesis(ch, ss,);	
$32 \qquad \} /* ss */$	
33 $\} /* ch */$	_! i
34 } /* gr */	
<pre>36 out_fifo(*pcm_sample,);</pre>	

#### **Multi-level partitioning**



speedup potential 2.27x






**EEMBC** mp3player

1	W	while(end) {					
2		/* input */					
3		decode_info(&bs, &fr_ps); Level 1					
4	2	/* input */					
5		III_get_side_info(&bs, &III_side_info, &fr_ps);					
			- i				
7		<b>for</b> (gr = 0; gr < max_gr; gr++) {					
8		for $(ch = 0; ch < stereo; ch++)$					
9		III_get_scale_factors(gr, ch,);					
10		III_hufman_decode(gr, ch,); Level 3	- i - i				
11		III_dequantize_sample(gr, ch,);					
12		} /* ch */					
14		III_stereo(gr,); Level	2				
			- <u>i</u> i				
16		for $(ch = 0; ch < stereo; ch++)$ {					
17		III_reorder(ch, gr,);					
18		III_antialias(ch, gr,);					
			- i - i				
20		for $(sb = 0; sb < SBLIMIT; sb++)$ {					
21	i	III_hybrid(sb, ch,);					
22		} /* ss */ Level 3					
24		for (ss = 0; ss < SSLIMIT; ss++) {					
25		for $(sb = 0; sb < SBLIMIT; sb++)$ {					
26		if ((ss % 2) && (sb % 2))					
27		<pre>polyPhaseIn[sb] = -hybridOut[sb][ss];</pre>					
28	i	else	i 1				
29		<pre>polyPhaseIn[sb] = hybridOut[sb][ss];</pre>					
30		} /* sb */					
31		<pre>} /* sb */ clip += SubBandSynthesis(ch, ss,); } /* ss */</pre>	1				
32		} /* ss */					
33		} /* ch */	i i				
34		} /* gr */					
36		out_fifo(*pcm_sample,);					
37	}	- /* while */					

#### **Multi-level + Replication** Partitioning




speedup potential 4.16x

	WNIVERS	6 H . N.Y.	Motivatin	g Example	9	
1 2 3 4	while(end) { /* input decode_info(&bs /* input		EEMBC mp3player Level 1	Multi-level + Partiti		1
5 7 8	III_ for fo	Hier	achical pipelines	s increase efficier	ιсу	
9 10 11 12 14	) ] []	-	<b>ication</b> of pipelin onal parallelism	ne stages expose	:S	
<ol> <li>16</li> <li>17</li> <li>18</li> <li>20</li> <li>21</li> <li>22</li> <li>24</li> <li>25</li> <li>26</li> <li>27</li> </ol>	fo		<b>ogonal</b> to tradit aches (parallel loc	•		speedup potentia 4.16x
<ul> <li>27</li> <li>28</li> <li>29</li> <li>30</li> <li>31</li> <li>32</li> <li>33</li> <li>34</li> <li>36</li> <li>37</li> </ul>	} /* sb >	∗/ SubBandSynthes	nybridOut[sb][ss]; is(ch, ss,);	output	2%	J



## Approach





## Partitioning Strategy

- Pipeline performance determined by the **slowest stage**
- Apply code transformations only to the slowest stage to uncover further parallelism




## Partitioning Algorithm

- Top-down approach: loops and functions **folded**
- Preprocess PDG of the loop:
  - Form Strongly Connected Components
  - Focus on slowest component:
    - If data-parallel (i) greedily augment it, and (ii) replicate until another component is the slowest
    - If not data-parallel try to reduce the execution time by *unfolding* loop/function nodes in the component
- Partition pipeline using the load of the slowest component as threshold




## Partitioning Operations


- Loop/Function unfolding
  - "Opening up" loop/function for hierarchical partitioning
- Replication
  - Duplication of partitioning unit for parallel execution
- Split function
  - Insert pipeline stage boundary within function body
- Augment block
  - Merge separate blocks into single pipeline stage












































### Experimental Evaluation


Application	source	lines
MP3 decode	EEMBC 2.0	20K
MPEG-2 decode	EEMBC 2.0	23K
JPEG encode	EEMBC 2.0	22K
bzip2 compress	SPEC CPU2000	5K

<b>Evaluation platform</b>				
Hardware	Dual Socket, Intel Xeon X5450 @ 3.00GHz 2 Quad-cores, 8 cores in total SSE2, SSE3 and SSE4.1 extensions 6Mb L2-cache shared/2 cores (12Mb/chip) 16Gb DDR2 SDRAM			
<b>O.S.</b>	64-bit Scientific Linux kernel 2.6.9-55 x86_64			
Compiler	GNU GCC 4.4.1 -O3 -march=core2			




### Extracted Pipelines

MP3 decoding





#### Performance Results



Application	replication	multi-loop	func. split	# cores	speedup
MP3 dec.	$\checkmark$	$\checkmark$	-	7	3.52x
MPEG-2 dec.	_	$\checkmark$	$\checkmark$	3	2.68x
JPEG enc.	-	$\checkmark$	$\checkmark$	2	I.47x
bzip2 com.	1	_	$\checkmark$	8	4.70x



#### Further Details

- Sequentialisation of the PDG
- Data privatisation
- Inter-thread communication
- Dynamic memory disambiguation
- Pipeline runtime system



## Thanks

- Georgios Tournavitis (now with Intel Research)
- Zheng Wang
- Tobias Edler von Koch
- Igor Böhm
- Damon Fenacci
- Alastair Murray
- Daniel Powell
- Stephen Kyle
- Harry Wagstaff
- Miles Gould
- and my colleagues Mike O'Boyle & Nigel Topham



Summary

- Serious demand for parallelisation tool support
- Static analysis are too conservative
  - Profile driven analyses detect more parallelism, but require additional manual checking
- Mapping of SW parallelism to HW parallelism is nonintuitive and depends on target platform
  - Successful application of machine learning
- More scope for parallelisation beyond FOR loops
  - Start exploiting parallel design patterns



### Other Interests

- Everything Parallel
- Code Generation for Embedded Processors
- Fast Instruction Set Simulation
- Parallel JIT Compilation
- Statistical Performance Modelling
- Detection of Parallel Design Patterns
- Mapping for Heterogeneous Multi-Cores



#### Questions?


## BACKUP SLIDES

## RESULTS FOR CELL

# Performance on Cell



#### • Overhead is more obvious on small datasets




IBM xlc ssc v0.9 O5 -qstrict -qarch=cell -qipa=partition=minute

# Performance on Cell



- EP gets significant speedup
  - No synchronization
  - Not memory bound



IBM xlc ssc v0.9 O5 -qstrict -qarch=cell -qipa=partition=minute

## PIPELINES: CODE GENERATION

# Parallel code generation



- while((n = read\_file(inf, data)) != EOF) { 5%
- **for** (blk=0; blk<n; blk++) { 2 20%
  - coef[blk] = decode(data, blk);
- 50% raw\_data[blk] = inv\_transform(coef, blk);
- out\_data = enhance\_filter(raw\_data); 20% 6
- 5% write\_file(outf, out\_data);
  - /\* while \*/

# Parallel code generation




- 5% 1 while((n = read\_file(inf, data))  $\stackrel{!}{=}$  EOF) {
  - 2 **for** (blk=0; blk<n; blk++) {
  - 3 coef[blk] = decode(data, blk);
- **50%** 4 raw\_data[blk] = inv\_transform(coef, blk);
  - 5

20%


- **20%** 6 out\_data = enhance\_filter(raw\_data);
- 5% 7 write\_file(outf, out\_data);

#### Sequential CFG



# Parallel code generation





- 2 **for** (blk=0; blk<n; blk++) {
- 3 coef[blk] = decode(data, blk);
- 4 raw\_data[blk] = inv\_transform(coef, blk);
  - }

5

20%


50%


**20%** 6 out\_data = enhance\_filter(raw\_data);


PDG


- 5% 7 write\_file(outf, out\_data);

#### Sequential CFG











#### PIPELINES: COMMUNICATION














































































































Stage 3

if pred1 bb2 : end

bb1

